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ABSTRACT 
An Artificial Neural Network (ANN) Module has been designed having capabilities 
,af onboard supervised backpropagation learnin_e. Several modules are comected through 
an error detection scheme. The Artificial Neural Network Module is a three-layered 
network comprising twenty-four digital nodes that can be fully connected. The module 
allows full user codgurable options of connections between nodes in adjacent layers, 
,activation or deactivation of any node, learning high precision floating point user specified 
.input initial weights, and user choice of linear or nonlinear activation hnction for the input, 
.hidden, and output nodes. In addition to the Artificial Neural Netwo:rk Module 
.implementation, a circuit that utilizes three complete modules for improved convergence 
rate, convergence to a deep minimum, parallel operation of the moduizs during testing, very 
high fault tolerance and robustness, has been implemented with klly digital circuitry. 
CHAPTER 1 
m n O D U C T I O N  
An Artificial Neural Network is a network made up of simple processing units that 
operate in parallel. Each processing unit (also referred to as a node) is called a neuron and 
has a set of inputs which come through connections called dendrites. 'The output of the 
neuron is sent through a link referred to as the axon. The connection between an axon and 
a dendrite is through a weight called a synapse. The number of interconnections between 
the simple processing units normally outnumbers the number of processing units. The 
massive interconnections give the ANN module its special characteristics. One structure for 
an ANN module is a three-layered network with similarly hnctioning neurons at each layer. 
The layers are termed the input, the hidden, and the output layers. A neuron that is within 
the middle layer is termed a hidden neuron. A similar convention is used for both input 
neurons and output neurons to describe the physical location of a particular node in 
reference to a layer. Along with the unique hnction of each layer, there exists the weights 
that determine how effective an input or hidden neuron will be in determining an output 
neuron's value. There are only two stages of weights in a three-layered Artificial Neural 
Xetwork. One set of weights connects the input neurons to the hidden neurons, and the 
second set of weights connect the hidden neurons to the output neurons. The output of a 
neuron, referred to as the activation value, is obtained by passing the weighted sum of input 
values to that neuron through a monotone nondecreasing nonlinear hrlction q.). In some 
applications, f ( . )  may be chosen as linear. The following equations determine the weighted 
sum and the activation vaiue: 
S,=I:wp-& and a,=f(SI) 
where a; = activation value of neuron i and acting as the input to neuron j 
wj; = weight from neuron i to neuron j 
Sj = weighted sdrn of neuron j 
a. = activation value of neuron j 
ffsjj= nonlinear Function for the wei&ed sum 
There are many nonlinear functions that can be used to detennine the activation 
value from the weighted sum. One of the most popular nonlinear hrictions is the Si-emoidal 
Function: 
where 8 is a threshold value, which is determined during learning. f ( . )  hnctions are also 
called activation hnctions. 
By analogy to analog electronic systems, we may think of the: acrivation . -  . 
function as defining a norhear  ~ a i n  for :he artmaal neuroa. This gain is 
calculated by finding the ratio of the change in OUT [activation value] to a 
small change in NET [weighted sum]. Thus, gain is the slope of the curve at 
a specific excitation level. It varies from a low value at large negative 
excitations (the curve is nearly horizontal), to a high value at zero excitation, 
and it drops back as excitation becomes very large and positive. Grossberg 
( 1  973) found that this nonlinear gain characterisric solves the: noise- 
saturation dilemma that he posed; that is, how can the same network handle 
both small and large signals? Small input signals require high gain through 
the network if they are to produce usabie ourput; however, a large number 
of cascaded high-gain stages can saturate the output with the: amplified noise 
(random signals) that is present in any realizable network. Also. large input 
signals will saturate high-gain stages, again eliminating any usable output. 
The central high-gain region of the logistic funcrion solves thLe problem of 
processing small signals, while its regions of decreasing gain at positive and 
negative extremes are appropriate for larse exci~ations. In this way, a 
neuron perfems with appropriate gain over a wide range of input levels.~ 
The most popular aspec: of an Artificial Neural Network Module is the ability of the 
network to learn. Ln s u p e ~ s e d  leaning, the AW lModule is capable of adjusting its 
synaptic weishts to reduce the error between the obtained output value and the desired 
result based on the given input. The ~ o a l  of the learning phase is to adjust the weights such 
that the overall error of the sysiem reaches a minimum, preferably the global minimum. 
The error surface of a complex network is highly convoluted, hll of hills 
valleys, folds, and gullies in high dimensional space. The network can get 
trapped in a local minimum (a shallow valley) when there is a rnuch deeper 
minimum nearby. From rhe limited viewpoint of the network, all directions 
are up, and it has no wsy to escape.2 
Hopehlly, through training, the weights would be adjusted such that the application of a set 
of inputs produces the desired set of outputs.3 Training requires an updating of parameters. 
Some of these paradigms include back-error propagation, competitive learning, Kohonen 
feature maps, and counterpr~pagation.~ Along with the different type.s of paradigms, there 
e:xisr two caregories of learning as either supervised or u n s u p e ~ s e d .  In supervised 
learning, 
the network is presented with target answers for each pattern that is input. 
In some architectures, training is unsupervised--the network adjusts its 
weights in response to input patterns without the benefit of target answers. 
In unsupervised learnin_e, the network classifies the input patterns into 
similarity ca tegor ie~.~  
'Philip D. Wasserman, Neural Computing: Theorv and Practicz (New York: Van 
Nostrand Reinhold, 1989), p. 15. 
ZIbid., p. 57. 
31bid., p. 32. 
4Judith E. Dayhoff, Neural Network Architectures: An Introduction (New York: 
Van Nostrand Reinhold, 1990), p. 16. 
'Ibid., p. 10. 
,4 training pair is defined as the input vector and the target vector. The set of all distinct 
input and target vectors that are used during training is termed the training set. During 
karn.ing the only parameters that are adjusted are the interconnection weights and the 
.parameters of the activation hnction. There exist many local learning rules; four 
classifications are prescriptive rules, iterative rules. nonsupervised learnins rules, and 
stochastic rules. A local learning rule implies that the procedure needs no informarion from 
neurons that are not connected by the considered wei@t6 Within the class of iterative rules 
is the backpropagation rule or the generaiized delta rule given by: 
dwld = q. 6t.  a, and = (a - &)f '(Si) for weights between hidde:n and output neurons 
A ~ j i  = q . Gj . & and Gj = (C Gt . wulfl(S,) for weizhts benveen input and hidden neurons 
k 
where AW = Wnew - wold 
tk = target value for output neuron k 
ak = activation value for output neuron k 
aj = activation value for hidden neuron j 
ai = activation value for input neuron i 
Sk = weighted sum of output neuron k 
Sj = weighted sum of hidden neuron j 
r) = learning rate for the .ON moduie 
f '( ) = the denvative of the nonlinear function 
In this thesis, a special circuit called the Parallei, Self-Organi:zing, Hierarchical 
Neural Network (PSHNN) incorporates three of these Artificial Neural Network Modules. 
The purpose of the P S W  is that it improves the general features of the Artificial Neural 
Network in comparison to using only one module. Considering a three-module PSHNN, 
this is performed in the following manner: the user inputs a disrinct number of training 
pairs, allowing module one to begin learning with a given maximum number of iterations. 
At the end of learning with module one, a new training set is generated usiig the original 
6M. Duranton and J.A. Sirat, "Learning on VLSI: A Genera.1 Purpose Digital 
Neurochip," IJCIW Conference Proceedinq, June 1989. 
inputs and corresponding errors obtained from the first module. This new training set is 
used to  train the second module. Training will again consist of limiting the number of 
iterations of the second module during a learning session. At the compiztkn of the learning 
session of the second module, the trainins set is used to train the third module. After 
completing the learning session of the third module, the training set is a.gain used to retrain 
the second module. The output training set consists of the previous desired values that 
were used to train the second module plus the errors generated from the third module. The 
en-ors generated from the second module at the end of the learning session are added to the 
desired output values of the previous learning session for the first module and becomes the 
ourput training set ro retrain the first module. This procedure is ireratively continued until 
convergence and is shown in Table 1.1 
Table 1.1 PSHNN Training Procedure 
P L T I  (in), desired + e7(2) -+ e7(4)] 
Continues until convergence 
M1 el (3) 
Ln the three-module PSHNN architecture discussed above, each module is 
minimized in size. The combination of all the modules as a whole generally give better 
performance in terns of speed of convergence and convergence to a deeper minimum than a 
backpropagation network of the same size as the total PSHNN network consisting of the 




In this chapter, the Backpropagarion (BPI learning algorithm for the Stage Neural 
Nerwork (SNN), and the choice of hardware implementations are discussed. Section 2.2 
gives an overview of the motivation and development of Artificial Neu:raI Networks 
C 
(t9_\3s). Section 2.3 describes the BP learning algorithm. Section 2.4 highhghts some of 
the BP learning algorithm's shortcomings. Section 2.5 discusses some of the hardware 
in~plementations that have been reported for various ANN structures. The last part, section 
2.6, gives a description of the hardware implementation method chosen for the Three 
Layered Fully Digital Artificial Neural Network (or the SNN). 
2.2. Overview of the Motivation and Development of .4NNs 
ANNs attempt to model the biological neurons and their organization. ANNs are 
characterized by a large number of simple processors and interconnections between each 
processor. These networks also u t k e  a parallel processing structure. A typical simple 
processor is shown in Figure 2.1. The processor calculates the weighted sum of its inputs, 
and the output is the result after the sum passes through an activation (transform) function. 
Weighted 




where ~ ( X W  ) = X ,W1 + X 2W2 + ... + X ,Wn 
f 1 ] is either a linear or non-linear transformation 
Figure 2.1 Simple Processing Unit 
Interest in ANNs stem from the network's fault-tolerance and its ability to learn, i.e., self- 
adjust to produce a response once stimuli are appIied. Fault-tolerance implies that failure of 
some small part of the system will not upset the whole computation lenrirely. The system 
will be able to adapt and compensate for the failing uni~s. The ANNs can be trained to 
implement a variety of different tasks i.e., classification, optimization, signal recognition and 
many other technical problems or problems involving decision making. Training of the 
A l u i s  are usually accomplisiled by using strategc learning algorithms. T'nere are many 
such algorithms with each having specific limitations in the learning md recalling abilities. 
In 1949, D.O. Hebb proposed the first learning law which initiated interests in ANN 
training algorithms. He theorized about u n s u p e ~ s e d  training with IIO global feedback.' 
Frank Rosenblatt in 1957 developed the first meaninghl adaptive architecture which 
was called the perceptron8. The perceptron paved the path toward a fomal model of an 
ANN. The perceptron performs a weighted sum of its input values. A bias input provides a 
- 
T h h p  D. Wasserman, Neural Computino-: Theom and Practice (New York: Van 
Nostrand Reinhold, 1989), p. 212. 
*Frank Rosenblatt, Princi~les of Neurodvnarnics (Washington, D.C.: Spartan 
Books, 1962). 
constant input of +l intc the weighted sum, but its weight is treated in the same manner as 
ad the other input weights. The perceprrzr~ tests whether or not the sum is above or below 
a threshold value, and outputs the corresponding binary digit (i.e., 1 or 0). A perceptron 
unit is shown in Figure 2.2. The perceptron has two layers of processing units. The two 
layers consist of an input and output layer. The input layer passes its ,:input linearly. The 
simple processing units in the output layer performs a weighted sum and outputs a binary 
digit as discussed above based on a threshold value. The initial restricition to a single stage 
of weights is due to the inability of the perceptron learning rule to adjust more than one 
s,tage of weights during learning. Ficgure 2.3 depicts a two layer perce:ptron with a single 
stage of adaptable weights. 
Processing 
Unit 
Figure 2.2 Perceptron 
Input Output 
Layer Weights Layer 
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Figure 2.3 Two Layer Perceptron 
The act of adjusting weights is referred to as learnins. Perceptron learning is 
supervised; i.e., the system's performance is evaluated and directed by an external source to 
modi i  weights. Additionally, it is feedfonvard; i.e., the output of the unit never feeds back 
to affect the input of the unit. A set of inputs and desired values, a pair at a time, causes 
weights to adjust until the desired output is reached. 
Weisht updates are accomplished by taking the difference between the desired 
output and the actual output. Since both values are binary, a zero re:sults if the vaiues are 
identical and either a +l or -1 if they are different. 
Wnea = wold + U(d -a)q  [EQ 2.11 
where U is the input (activation value) 
d is the desired output 
a is the actual output 
77 is the learn rate 
The learning rate is q, a small constant value that is par! of the term that is added to 
the weight when the tiesired output ,s larger than the actual output, or it is subtracted when 
the actual o u t ~ u t  is larger then the desiz3d output. The weight update: takes place when the 
activation value, U, is one and desirca o ~ t p u t  does not equal the actual output. 
The perceptron learning algorithm guarantees that it WLU take a finite number of 
steps to train the network but does not quantify this value Additionally, the al_eorithin does 
not guarantee that the training is accomplished faster then just simply trying all the weight 
 combination^.^ 
Bernard Widrow in 1959 developed the ADALINE (ADAptive LInear NEuron) 
structure, shown in Figure 2.4, and later the MADALINE (Multilayer ADALINE) 
s t r u ~ t u r e ' ~ .  ADALME is an extension of the perceptron. The ADAIJLNE also performs a 
summation of its weighted inputs and uses a threshoiding function. The ,4DALI[NE is a 
binary processing unit, and its output value is either a -1 or + l .  The ADALINE outputs a 
+.I when its input sum is larger than or equal to 0 and a -1 when the sum is iess than 0. 
ADALINE training is very similar to the perceptron training such that a set of input 
and desired values are presented in order to adjust the weights. 
In the ADALINE structure, a weight update is a function of the difference between 
the desired and the actual output values, called the error.'' Equation 2.2 is the Widrow- 
Iiofflearning rule and is used as an adaptation rule to  mod^ the wei!#ts. 
Aw = q(d - a) U [EQ 2.21 
where U is the input (activation value) 
d is the desired output 
a is the actual output 
rl is the learn rate 
9~hi l ip  D. Wasserman, Neural Cornputins: Theow and P r a c r b  (New York: Van 
Nostrand Reinhold, 1989), p. 4 1. 
I%. Widrow and M. HoK "Adaptive Switching Circuits," BE WESCON 
Convention Record, (1 960). - 
113udith E. Dayhoff, Neural Network Architectures: An Introduction (New York: 
Van Nostrand Reinhold, 1990), p. 33. 
A MADALINE network is made up of a layer of ADALINE nodes that are 
connected to one MADALEYE unit. Again, only a single layer of weights between the 
input nodes to the ADALINE: nodes exist. The MADALNE node outputs the majority 
vote of the ADALINE layer. Training is again a presentation of a set of input and target 
values to generate a weight update, and it occurs only if the MADALlNE's output does not 
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Figure 2.5 MADALWE Network 
In 1969, Marvin Minsky and S. Papert proved that the perceptrons were severely 
limited in the type of problems that could be solved.13 Perceptrons are limited to simple 
problems since linearly inseparable hnctions can not be represented by a single layer 
network. The perceptron is unable to classify patterns unless they are linearly separable. 
The severity of this restriction can be illustrated as follows: A processor with n binary 
inputs can have 2" different input panerns. Since each input pattern can produce two 
different binary outputs, there are 2' different functions of n variables. Therefore, even 
with a low value of n, the possibility of a hnction of being linearly separable diminishes in 
zomparison to linearly nonseparable hnctionsl4. 
1 3 ~ .  Minsky and S. Papert, Perceptron, (Cambridge, k 4 :  MIT Press, 1969), p. 
23 1. 
14phi1ip D. Wasseman, Neural Computing: Theory and Practjce (New York: Van 
Nostrand Reinhold, 1989), p. 34. 
Minsky and Papert reasoned that a multilayered network could possibly present a 
solution to this limitation, but this network could not be tested since a learning theorem to 
support such a network had not existed at the time 
Basically, the ADALME system is also limited by the same basic constraint as the 
perceptron. 
Linearly separable patterns may be separated into two classes by drawing a plane or 
hyperplane. An XOR function is an example of a pattern classification problem that is not 
linearly separable. 
The majority of the ANN researchers left the field due to Minsky's and Papert's 
conclusions Nevertheless, since the early 1970s, a theoretical foundation for today's 
multilayer networks has been evolving under a wide variety of disciplines. 
The Hopfield Net introduced in 1982 renewed interest in neural networks. This 
network was binary, fully interconnected and recursiveI5. Hopfield later modified his 
network by using the sigmoid hnction instead of a hard threshold and changes in time are 
described continuously rather than as discrete update times for unitsI6. The continuous- 
valued Hopfield Net enjoyed successes in a variety of optimization 13roblems althou* it has 
many limitations. 
By the late 1980s, the problem of having no learning rule for multilayer networks 
was solved by several individuals independently. The design of the perceptron was 
modified. The sigmoid function replaced the threshold activation filnction of the 
perceptron. A gradient descent learning rule commonly referred to as the generalized delta 
rule or the backpropagation algorithm, was developed. 
1 5 ~ .  J. Hopfield, "Neural Networks and Physical Systems with Emergent Collective 
Computational Abilities," Proc. Natl. Acad. Sci., (1952). 
1 6 ~ .  J. Hopfield, "Neurons with Graded Response Have Cclllective Computational 
Properties Llke those of Two-State Neurons," Proc. Natl. Acad. S I ~ ,  (1984). 
2.3 The Backpropagation Learning Algorithm 
The backpropagation learning algorithm was invented independently by Paul 
Werbos17, David Parkeri8 and popularized by Rumelhan and McClelland~9. 
I3ackpropagation is an effective and systematic means for training multilayer networks 
Backpropagation overcomes the limitarions of the perceptron since it can adapt multilayers 
of weights with a more complex iearning rule. Backprgpagation is a ~jupervised learning 
and feedforward algorithm. The backpropagation learning algorithm enables the network to 
rnap an arbitrary set of input patterns to an arbitrary set of output pati;erns.20 
Many different moddications can be found that ausment the basic backpropagation 
learning algorithm. Some of these modifications will be discussed in later sections. The 
following discussion focuses on the basic backpropagation method, and the way it is used in 
the hlly digital implementation.. 
2.3.1 Network Topology 
A typical three layered backpropagation network topology is :shown in Figure 2.6. 
The network consists of three different types of layers. The i"' layer is the input layer of 
processing units, minimum of one hidden ju' layer processing units, and minimum one 
output kU' layer processing units. There is no limit on the number of processing units in 
each layer, and each layer may have all different amounts of processing units. The 
17p. I. Webos, "Beyond Regression: New Tools for Prediction and Analysis in the 
Behavioral Sciences," Thesis. Harvard University. 
1 8 ~ .  B. Parker, "Learning Logic," Invention Report S8 1-64, File 1, Office of 
'I'echnology Licensing. Stanford University, 1987. 
1%. E. Rumelhart and J. L. McClelland, Parallel Distributed Processing Vols. 1, 2. 
(Cambridge, Mass.: MIT Press, 1986). 
20~udith E. Dayhoff, Neural Nemork Arhitectures: An Introduction (New York: 
'Van Nostrand Reinhold, 1990), p. 73. 
processing units in a given layer does not normally make any direct comections to any of 
the other units in that given layer. If each processing unit is connected to every processing 
 ini it in the proceeding and preceding layer, then this network is called filly interconnected. 
Full interconnection is not a requirement, but the network is required to have a minimum of 
two layers so that the backpropagation algorithm may be applied. 
L a y e r  
j th 
L a y e r  L a y e r  
Figure 2.6 Typical Nettvork Topology 
2.3.2 ANeuron 
The processing units in each layer are called neurons. The neuron is very similar to 
the simple processing unit of the perceptron. The sum of the produces are calculated, and 
the results are modified by a transforming hncrion called the activation function. The 
difference between the perceptron and the neuron is tbis activation fiinction and the general 
weight update procedure. The backpropagation requires that the acrivation function is 
differentiable everywhere. The sigmoid hnction, Equation 2.3 is a popular activation 
function since it provides an effective method of processing both large and small signals. 
Usable outputs from small signals are provided high gain in the central region of the sirnoid 
m d  the large signals are prevented from saturating the system by this hnction's region of 
decreasing gain at its sides, refer to Figure 2.7. The sibornoid hnction introduces noc- 
linearity to the neuron which enables the multilayer network more cornputational power. 
1 
f (S) = - [EQ 2.31 Sigmoid Function 
1 + e-S 
fl(S) = f (S)[1 - f (S)] [EQ 2.41 First Derivative of the Sigmoid Function 
f(S) 
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Figure 2.7 The Sigmoidal Function 
2.3.3 Weight Update Procedure 
The weight update procedure can be viewed in two parts. These two parts are the 
forward propagation and backward propagation. Prior to training, or in other words, 
weight updating, all weights of the network are initialized so that they are not all identical in 
value. 
The forward propagation consists of a presentation to the network an input vector 
and desired vector pair. The total set of ail input vector and desired vector pairs is called 
the training set. The input vector is of length i matching the i input neurons, and the desired 
vector is of length k matching the k output neurons. Each input vector, U,, propagates 
through the network and generates an output vector called the actual output vector, a!, and 
is of lengh k. The actual output vector is subtracted from the desired output vector which 
results in the error vector, e ~ ,  and is of length k. T h s  portion of the training is not unique, 
in fact this initial training step is similar to the perceptron and the ADALINE training 
method as indicated in previous sections. 
The backward propagation portion of the weight update procedure is where this 
learning algorithm gets its name, the backpropagation leaning algorithm. The error vector 
is sent back into the network a layer at a rime starting with the last layer. The error vector, 
a, is reduced by adjusting the weights. The adjustment of the weights as each pair of 
vector values are presented to'the network will eventually result in a minimized error 
vector. Minimization is reached when each element in the error vector is less than a scalar 
vzlue, 8 or does not change any further. Once this error vector is minimized, the network 
will cease to alter its weights. 
The calculation of new weights in the layers are according to the generalized delta 
rule.21 The following discussion shows how t h s  rule is used. Weight updates are first 
calculated for the output layer neurons. A value called 6, represent!; the amount by which 
the weight is to be reduced or increased. This value is the product of the error vector and 
the first derivative of the activation function, Equation 2.4, eva1uate:d at its weighted sum. 
61, = A: fkl(Sk) for the output layer nodes FQ 2.51 
- 
2 1 ~ .  E  Rumelhart and J. L. CcClelland, ParalIel Distributed Processinp 
(Cambridge, MA: MIT Press, 1986). 
This 6~ along with the learning rate, q, and an activation value: vector, aj, from the 
preceding layer's node is used to compute the modification in weight for an output node. 
Awb = q.6t .  a! is the weight adjustmenr for an output node: [EQ 2.61 
Weioht - adjustment for the hidden layer nodes are similar to the weight adjustmenr 
for the output nodes. The amount by which the weight is changed is represented by 6, for 
the hidden layer nodes. The error term in the equation is replaced by the weighted sum of 
the 6t's that are connected to the particular hidden node. 
6, = 1 [ 6 k .  ~ k j ] .  f 'j(Sj) for the hidden nodes WQ 2.71 
k 
Awii = ~ . 6 ~ . a  is the wei@ adjustment for a hidden node [EQ 2.81 
The following example illustrates how this delta rule is used when more hidden layers are 
chosen. 
Fisure 2.5 Example of a Four-Layered Network 
For the output nodes: 
For the 2"d layer hidden nodes: 
For the 1" layer hidden nodes: 
The learning rate, q, is a parameter that can adjust the learning efficiency. This 
value is 0 < q 5 1. There is no rigorously defined set of values for the learning rate, but 
large values, values close to one, can induce system oscillations during the weight update 
procedure. 
The backpropagation learning algorithm provides many selectable parameters, i.e., 
interconnections, learning rate, initial wei&ts, form of the data representation, activation 
hnction, the number of nodes and number of layers. How these parameters affect the 
network are stilI under study. 
2.4 Shortcomings of the BP Algorithm and Reported Corrective Modifications 
Many problems can be encountered when the generalized delta rule is used in 
practice. First of all, it may fail to converge to a correct solution. Seclondly. there is a slow 
convergence at points where the derivatives of the errors are very small. 
The convergence speed can sometimes be improved by simply adjusting the learning 
rate, q. There are some other reported successes with the introduction of some 
modifications to the backpropagation learning algorithm. The convergence speed can, for 
some problems, be cut down by introducing an extra term in the weight update equation 
called the "momentum" term.22 Another reported modification to the backpropagation is 
using the 2nd derivative of the activation fi~nction.~3 Additionally, significant improvement 
of convergence times were reported by just simply adding a constant to the activation 
hncti0n.2~ 
Inability of the network to converge may be corrected by randomizing the weights 
prior to training and/or altering the network topology. Furthermore, t~ying different sets of 
i r ~ n g  pairs may assist the network in being able to converge. 
2 2 ~ .  P. Lippmann, "An Introduction to Computing with Neural Nets.' IEEE ASSP 
Magazine, April 1987, pp. 4-22. - 
23~hilip D. Wasserman, Neural Cornputins: Theory and Pract is  (New York: Van 
Nostrand Reinhold, 1989), p. 55. 
2 4 ~ .  S  Stornetta and B. A. Hubeman, "An Improved Three-]Layer, Back- 
PI-opagation Algorithm," Proceedings of the IEEE First International Conference on Neural 
Networks (1 957). 
2.5. Successful ANN Applications and Hardware Implementations using BP 
One of the most well known early applications of backpropagation was in 1987 and 
is known as NETtalk by Teny J. Sejnowski and C. R. RosenbergZ5. They trained a three 
layered fully connected network to produce phonetic strings, which in turn specified 
pronunciation for written English text. The network had 203 input nodes and 26 output 
nodes. The hidden layer was made of SO nodes. Basically, trial and error dererrnined the 
number of layers and the number of nodes in the hidden layer. It was noted that that 
network performed rather well even without any hidden nodes. It was discovered that some 
relationships were not teachable to this three layer network. 
Other impressive applications were developed in that same year. Some of these are 
the handwritten character identification26 and a neural network based image compression 
systemz7. Later, a three layered backpropagation ANN was trained to classlfy two- 
dimensional feat~res.~8 This network had a hidden layer with 16 nodes. Both input and 
output layers had 63 nodes arranged as a 7x9 grid. 
Numerous hardware implementations of ANNs have been reported in the last few 
years. A significant portion of the implementations are simply addre:ssing technology 
limitations, i.e., only small scale versions of the network can be realized, or just positions of 
the network can be hardware implemented, and the rest is merely a computer simulation. 
2 5 ~ .  J  Sejnowski, and C. R. Rosenberg, "Parallel Networks that Learn to 
Pronounce English Text," Com~lex Svstems. Vol. 1. (1 987), pp. 145-168. 
2 6 ~ .  J  Burr, "Experiments with a Connectionist Text Reader," Proceedinas of the 
First International Conference on Neural Networks , Vo1.- 4. pp. 7 17-724. 
2 7 ~ .  W. Cottrell, P. Munro and D. Zipser "Image Compres:;ion by 
Backpropagation: An example of extensional programming," Advances in Coenitive 
Science (1937), Vol. 3. 
2 8 ~ .  E. Dayhoff and J. E. Dayhoff, "Neural Networks for Medical Image 
Processing," E E E  SCAMC Proceedings, (1 9SS), pp. 271-275. 
Technology limitations greatly h d e r  the researcher's ability to focus on the 
hardware implemented ANN'S characteristics. In the process of striving to hardware 
implement an ANN that would be complex enough to yield valuable information, new 
uncharted technolog is employed which makes the study of the hardware implemented 
ANNs even more complicated. The experimentation with new technology insertion into the 
hardware implementation of M s  is dominant in the analog implerneritations since synaptic 
weight storage presents a problem. Some of the solutions that have be:en reported are, 
using programmable synapses with either 300r analog3l capacitive storaggz 33,and 
fllaating sate storage.34 Floating sate storage is popular since it can be implemented using 
CMOS processes. In digital implementation, the synaptic weight storage is not difficult. 
The weights may be simply stored, for example, with flip-flops or SRAMs.3I 
2 9 ~ .  A. Fisher, R. J. Fujimoto and h.1. M. Okamura, ''The Lockheed Programmable 
Andog Neural Network Processor," E E E  D X S  International Joint Conference on fieural 
Nehvorks, (1?90), Vol. 2. 
3 0 ~ .  W. Hollis and J. J. Paulos, "Artificial Neural Networks Using MOS Analog 
IVIultipIiers," Dept. of Electrical and Computer Engineering, N. Carolina State Univ 
3 1 ~ .  J  Asranat, C. F Neugebauer and A. Yariv, "A CCD Based Neural Network 
Integrated Circuit with 64K Analog Programmable Synapses," IEEE LWS International 
Joint Conference on Neural Networks, (1 990), Vol. 1. - 
32s. Eberhan, T. Duong and A. Thakoor, "Design of Parallel Hardware Neural 
Network Systems fiom Custom Analog VLSI 'Building Blocks' Chips," IEEE INNS 
Iriternational Joint Conference on Neural Nerfiorks, (1989), Vol. 2. - 
3 3 ~ .  J  Kub, K. K. Moon and J. A. Modolo, "Analog Programmable Chips for 
Implementing Using Capacitive Weight Storage," IEEE International Joint 
Confernce on Neural Networks, (199 l), July 8-12, Vol. 1 - 
3 4 ~ .  Holler, et. al., "An Electrically Trainable Artificial Neural Network (ETANN) 
with 10240 'Floating Gate' Synapses," IEEE INNS International Joint Conference on Neural 
betworks, (1 9S9), Vol. 2. 
3 5 ~ .  Eguchi, et. al., "Neural Network LSI Chip with On-Chip Learning,: IEEE 
Iriternational Joint Conference on Neural Networks, (1991), July 5- 12, Vol. 1.  - 
2.5.1 Off-Chip Learning 
Many hardware implementations of A l W s  are not a full circuit implementation of 
the nenvork but just a partial implementation. Learning is commonly accomplished on a 
computer. Although off-chip learmn~ may enable the use of other learning al_~orjthms on 
the .S,'uT\Is since the weights are calculated elsewhere, it still limits a complete 
chzracterization ofthe hardware A\'N as it can be concluded from t!ne study by Fry C. 
Robert, Edward A Rietman and Chee C. Wong.36 A three layered (3 analog inputs, 10 
hidden nodes, and 2 output nodes) backpropagation ANN with no on-board learning was 
implemented by analog hardware to see how electronic component's common variations 
d e c t  the performance of the The network displayed a high degree of 
ccmpensation for the component variations, but the component's common variations forced 
the user to train each analog hardware system (each network) on an individual basis38 since 
each ANN had a different response to the stimulus. It was also reported that if the synaptic 
connection's dynamic range (maximum weight) is limited then the performance of the 
network can degrade. The need to train each individual network due to component's 
c.ommon variation has been reported elsewhere also.39 
Several promising analog hardware implementation of ANNs have and are being 
developed. One of the most well known is the I N E L  80170hX Electrically Trainable 
Analog Neural Network (ETANN). The ETAIUi- has 64 neurons. The devices are 
cascadable so that many layers can be achieved for a network, and the synaptic weights are 
3 6 ~ .  C. Robert, E. A. Rietman and C. C. Wong, "Back-Propagation Learning and 
Pion-idealities in Analog Neural Network Hardware," IEEE Transa.ctions on Neural 
Nenvorks, (1991), Jan. Vol. 2. No. 1. 
371bid. 
351bid. 
3 9 ~ .  Schneider and H. Card, "CMOS Implementation of Analog Hebbian Synaptic 
Learning Circuits," IEEE International Joint Conference on Neural Networks, (1991), July 
5-12, Vol. I .  
by analog storage (10,240 floating gate synapses). The ETANN is trained off-chip and can 
be trained with several dfierent training methods on a PC. Many other analog W s  have 
been implemented that are similar in implementation approach to the II-L 80170NX. 
The common approach is OK-chip learning, trainable by several different learnins alsorithrns 
017  a PC: and they are casca~iable .~~ 4' 
2 .5 .2  On-Chip Learning 
h o t h e r  approach that has been reported is implementing ANNs with a specific 
learning al,oorithrn. The h c o h  Neuro-LSI Neural Network chip with on-chip learninp is 
an example of such an implementation approach. This chip utilizes a p;ulse frequency 
coding scheme (stochastic digital pulse train) and a learning algorithm that is very closely 
re:lated to the backpropagation. Several chips can be interconnected to form hierarchical 
structures. 
4 0 ~ .  Mueller, et. al., "Desisn and Performance of a Prototype General Purpose 
Analog Neural Computer," IEEE International Joint Conference on Neural Networks, 
(1991), July 5-12, Vol. 1. 
4 l  S. Eberhart, T. Duong and A Thakoor, "Design of Parallel Hardware Neural 
Network Systems from Custom Analog VLSI 'Building Blocks' Chips," IEEE m T S  
Ir~ernational Joint Conference on Neural Networks, (1989), Vol. 2. - 
42b1. S. Tomlinson, D. J Walker and M. A. Siviiotti, "A  Digital Neural Network 
Architecture for VLSI," IEEE m T S  International Joint Conference on Neural Networks, 
(1990), Vol. 2. 
4 3 ~ .  Mueller, et. al., "A General Purpose Analog Neural Computer," IEEE INNS 
International Joint Conference on Neural Networks, (1989), Vol. 2. - 
4 4 ~  Eguchl, et. al., "Neural Network LSI Chip with On-Chip Learning," IEEE 
International Joint Conference on Neural networks, (1991), July 8-12, Voi. 1.  - 
Christian Schneider and Howard Card45 also reported having implemented an ANN 
with on-board learning using Hebbian learning. Tnis was impiernented as an analog 
VLSI circuit with analog synaptic storage. 
Dan Hammer~t rom~~ reported a digital implementation of an ANN chp with 64 
nodes, 4K bytes of weight storase, on-chip learning and capable of being trained by several 
different learnins algorithms. 
2.5.3 Analog vs. Digital Comparison 
Some of the disadvantages of the analog implementation is iricompatibility with the 
PC, difficulty in controlling the device's parameter variations from lot to lot, and high 
development costs. A digital hardware implementation can overconie these disadvantages 
but with a trade-off in size. The digital circuits are usually larger, cc~nsidering identical 
nenvorks, but the advantages are attractive. A digital circuit can be realized much more 
expediently and less costly than its analog counterpart [see Section 2.61. The digital 
approach yields a more predictable circuit prior to implementation; i.e., it is ilot as 
susceptible to noise as an analog circuit. The size of the digital circuit can be reduced by 
several different design techques. One of these techniques is the use of systolic design 
methodologiesJ7 and stochastic digital pulse train method~logies.~~ 
4 5 ~ .  Schneider and H. Card, "CMOS Implementation of Analog Hebbian Synaptic 
Learning Circuits," IEEE International Joint Conference on Neural Iqetworks, (1 991), July 
8-12! Vol. 1. 
4 6 ~ .  Hammerstrom, "A VLSI kchitecrure for High-Performance, Low-Cost, On- 
Chp Learning," IEEE INNS International Joint Conference on Neu:ral Networks, (1 990), 
Vol. 2. 
4 7 ~ .  Y. Kung and J. N. Hwang, "Parallel Architecture's for ,4rtificial Neural Nets," 
Princeton University, Dept. of Electrical Engineering. 
4 s ~ .  Eguchi, et. al., "Neural Network LSI Chip with On-Chip Learning," IEEE 
International Joint Conference on Neural Networks, (1991), July 8-12, Vol. 1. 
2!.5.4 New Technolog Approach 
An interesting hardware implementation of an ANN has been reported by Jack * 
IMel ,  et aL49. They have been investigating the feasibility of producing a generic wafer- 
scale architecture wfiich allows implementation of a wide variety of network types by 
custom laser hard wiring. The laser wiring technique allows for additive and deletive 
modification of interconnections. 
2.6 Hardware Implementation for the Fully Digital Three Layered NJN Module 
In our research, BP was chosen as the learning algorithm for tlne SNN because it is 
one of the most effective approaches. A great deal of research time is invested in BP which 
makes it one of the most widely and rigorously tested algorithms. Sirice the focus ofthis 
thesis is to hardware implement an SNN with as much built in flexibility as possible, it is 
essential that the network is well understood. In addition, the implementation allows 
ilexibilities such as linear or nonlinear nodes, full or partial interconnections, activation or 
tieactivation of nodes, setting the hidden layer to be transparent to make the Sh3 behave as 
a two layered network so that different strategies can be employed. 
Due to the fact that fully digital concepts were used in the design of the ANN 
Module, inexpensive options exist for prototype and full scale development. During the 
prototype stage, as in similar fUlly digital circuitry, easy conversions to Field Programmable 
Gate Arrays (FPGA) can be performed from Small Scale Integration r:SSI) level designs. 
'The main advantages to using Field Programmable Gate Arrays in the prototype stage are 
4 9 ~ .  RaEel, J. Mann, R. Berger, A. Soares and S. Gilbert, "A Generic Arcfiitecture 
for Wafer Scale Neuromorpfiic Systems," IEEE International Conference on Neural 
]Vetworks, (1987), Vol. 3 .  
thzt the components are configurable at the en-eineer's desk based on a schematic captured 
on a 386 PC (or comparable). The basic hardware implementation fl,ow is 
1. Schematic Capture 
2. Digital Simulation 
2 .  Automatic FPGA pin assignment based on user chosen package style 
4. Automatic Place and Route 
5. Timing Analysis based on placement and routed configuration 
6. Programming the device 
The above design flow is based on programming the ACTEL. Corporation's ACTEL 
FF'GAs. Based on the fact that FPGAs are programmed at the engineer's desk, last minute 
modifications to designs can easily be performed This versatility makes FPGAs usage in 
prototype design an ideal choice. Total investment, excluding the PC and devices, is about 
S8000 in 1992 dollars in order to be able to design, verify, and program ACTEL FPGAs. 
This low cost is a major advantage in terms of the ability to test out prototype designs. 
A hrther advantage is that once the prototype is verified, the entire digital circuit 
can be converted to a semi-custom integrated circuit that would require manufacturing at an 
IC foundry. Because of large non-recumng engneerin~ charges the foundry will request, 
this conversion is only necessary at the time in which full scale production is desired. Due 
to the prototype verificat~on, there is a high probability for success. Furthermore, several 
IC foundries offer software to convert FPGA type designs to the semi-custom integated 
circuits. These ICs will have higher device densities as compared to the ACTEL families of 
FPGAs. The conversion software will not only reduce the non-recurring engineering 
charge, but also eliminate the risk due to errors in manually transferring the electrical 
schematic. 
Presently, ACTEL Corporation manufactures two families of :C;PGAs. The ACT 1 
family, which includes the A1 01 0 and A1 020, contains lower gate and I/0 pin densities as 
compared to the ACT 2 devices that include the A1225, A1240, and ,41280. 
The ACTEL device densities are basically determined by the number of 1o.c 
rnodules that they contain. The iogic module is the basic element in i~nplementing the 
digital circuitry. Fisure 2.9 shows the equivalent logic module for an ACT 1 family device. 
Figure 2.9 ACT 1 Logic Module Schematic 
. "The logic module used in the ACT 2 family is an enhanced version of the 
ACT1 module, allowing improved implementation of high fan-in 
combinatorial macros. The ACT 2 logic modules are also optimized to 
implement high-speed flip-flops and latches. With these enhancements, up 
to 100% performance improvement over ACT 1 devices can be r e a l i ~ e d . " ~ ~  
jOEditors of ACT Farnilv Field Pro~rarnmable Gate Array Databook (Sunnyvale, 
CA. Actel Corporation, March 199 l),  p. 1-29. 
With the ACT 2 family, two types of logic modules exist. Figure 2.10 shows the 
equivalent C-Module, and Figure 2 1 1 shows the equivalent S-Module implementations 
--LJ 
Up to 8-Input Function 
Figure 2.10 ACT 2 C-Module Lmplementation 
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1 
Up to ?-Input Function Plus D-Flip f l o p  with Clear 
ZY 
Up to 44nput Fundion Plus Latch with Clear 
Up lo 7-Input Fundion Plus D-Latch 
Up to &Input Fundion (S,amc as C-Modulc] 
Figure 2.1 1 ACT 2 S-Module Lrnplementations 
"The ACT 2 family offers dedicated combinatorial and combinatorial- 
sequential modules, as shown in Figures 2 and 3. The combinatorial module, 
C-Module, has been enhanced to implement high fan-in combinatorial 
macros, such as 5-input AND, OR, NAND, and NOR gates. ALdditionally, 
ANJI-OR gates, XOR gates, AND-XOR gates, and many other: 
combinatorial fbnctions are available. The combinatonal-seque:ntial module, 
S-Module, has been optimized to implement high-speed flip flops within a 
single module. Furthermore, S-Modules also include cornbinatorial logic, 
allowing an additional level of logic to be implemented with no additional 
propagation delay. "5'  
Table 2.1 shows the number of logic modules contained in the ACT 1 and ACT 2 device 
families. 
51Editors of The FPGA Design Guide (Sunnyvale, CA: Actel Corporation, August 
11391), p. 1.3. 
Table 2.1 Number of Logic Modules in ACTEL Devices 
A.CTEL Device - Logic Modules 
C W T E R  3 
ANW MODULE IMPLEMENTATION 
2'. 1 Basic Features of the ANN ;Clodule 
The ANN module is a three layered network consisting of twenty-four independent 
nodes (neurons). Each layer has a uniquely designed set of eight neurons that are capable 
of working in parallel. The circuit has been designed such that there could exist a complete 
interconnection between any palr of neurons that are in adjacent layers. Additionally, the 
implementation allows the user to decide the interconnection or disconnection between any 
pair of neurons within adjacent layers. The circuit des iy  has onboard supervised learning 
capabilities. For the circuit to be in the mode of learning, the user simply needs to switch 
the LENABLE input to a logic high and indicate the rate with which learniny will take 
place. The input that sets the rate for iearnlng is LR[6:0]. The end o f a  training session of a 
  nodule is decided on the basis of error minimization. This is shown by an output s igal  
],STOP at a logic high. If this signal LSTOP is inverted and then logically ANDed with the 
user specified learn enable signal and fed into the ANN module input LENABLE, then the 
.NT module will cease learning wlien the error is not changing anymore. This additional 
circuitry is not built within the confines of the PLNN blodule to allow the user additional 
flexibility in determining the end of a training session. Ln order for the module to calculate 
1:he end of a training session, the user needs to specify the error mininlization parameter 
' E T A [ 8 : 0 ]  The ANN module implementation is set up such that each weight of the 
entire n e ~ o r k  can be preset at initialization. Once the preset values .are in place, the user 
,will switch the WTMIT to a logic high. This will cause all initial weight values to be 
loaded into the internal synaptic weight registers. The user has the ability to use up to ei&t 
individual inputs to the ANN module, since there are eight input neurons. The user 
connects the input signals to UO[S:O] through L7[S:0]. Xot aii eight inputs need to be used, 
and, as stated previously, the input neurons can be discomected from the circuit by using 
the disconnection feature of the ANN module. With this feature an input, hidden, or output 
neuron would not affect the overall function of the circuit. When thr: user wishes to use the 
learning capability of the ANN module, desired output information is required for each 
input set. This desired output and input pair, as statedpreviously, is the training pair. The 
user connects the desired output signals to DO[S:OJ through D7[8:0]. Only the output 
neurons that are enabled require desireci output information. Once all  input values and 
desired output data, if necessary, are in place, the user can switch the NREADY signal to a 
logic high, and the ANN module will begin to determine an output value. After valid output 
values are displayed at the output, the ANN module will begin to adjust its synaptic weights 
if the LENABLE is a logic high (learn mode). The .&I module is designed such that the 
nonlinear hnction is user defined. The user has the choice of determining what nonlinear 
function is to be used in the input layer, hidden layer, and output layer. Each layer can have 
a different nonlinear function. Any layer can be set up to have a linear response to the 
weighted sum. The nonlinear function and its first derivative are programmed into an 
external ROM. Each unique nonlinear function will require an additional pair of ROM chip 
sets to be used in accordance with the ANN module. If all layers ar-e using the identical 
nonlinear function, then only one pair of ROM chip sets are required. 
Basically the flow of data through the ANN Module is as fc~llows (where i, j, k 
refers to input, hidden, and output neurons, respectively): 
Si=Ui, i=O to 7 
a =: fi(Ui), I=0 to 7, G( ) is user specified 
a, =: fi(Sj), j=O to 7, fj( ) is user specified 
a = fk(Sk), k=O to 7, fk( ) is user specified 
backprop = q . (Dk - ak). f C(Sk). W O I ~ ~ ,  j=O to 7, k=O to 7, (if LENABLE = 1) 
W , X W ~  = {~~ackprop jk} .  f ;(&). a. + W O M ~ ,  CO to 7, j=O to 7, (if LENABLE = 1 and 
The overall timing diagram for the ANN Module is shown in Figure 3.1. The main 
features of the diagram show timing relationships between input and output signals for the 
overall ANN Module. Additionally, notice that all initial weights must be placed on the 
input weight bus line before NWTMIT is switched from a logic low to a logic high. The 
NWTINIT signal must not be altered from its logic high position once ;all weights are 
loaded into the module. All other input signals must be placed on their respective input 
lines drior to switching NREADY from a logic low to a logic high. Once NREADY is 
switched to a logic high, the signal must stay high for a complete forward and backward 
propagation cycle. All input signals except the input vector, U0[8:0] to U7[8:0], must stay 
valid and unaltered for the entire cycle. At the rising edge of NREAD'Y, the input vector is 
clocked into the input registers of each corresponding input neuron. ALt approximately 
5.0176ms after NREADY is switched from a logic low to a logic high, valid output 
activation values are displayed from each output neuron. 

The HNS[2:O] and ONS[2:0] provide a method for the user to determine how many 
hidden and output nodes are at most active, respectively. If HNS[2:0] = 01 1, then 4 hidden 
neurons are at most active. By default these would be hidden neurons correspending to j = 
0, I., 2, and 3. The identical concept is used for the output neurons using ONS[2:0]. 
Setting KNS[2:O] = 000 or ONS[2:0] = 000 activates at most 1 hidden neuron (hidden 
neuron j = 0) or 1 output neuron (output neuron k = O), respectively. 
The INENABLEJ0[7:0] to INENABLEJ7[7:0] signals are used .to determine the 
corlnectivity between input neurons and hidden neurons. For example, if the user wanted to 
connect input neurons 0, 2, and 7 to hidden neuron 3 (j=3), and disconnect the remaining 
input neurons to that hidden neuron. The user would set INENABLEJ3f[7:O] = l0000101. 
In general, the IlVENABLEJ signals should not be used to disable a hidden neuron since it 
wi'll only generate a zero weighted sum and not a zero activation value. 
HENABLEK0[7:0] to HENABLEK7[7:0] signals are used to determine the 
connectivity between the hidden neurons and the output neurons. If all 8 bits of this enable 
signal are set to zero; i.e., HENABLEK4[7:0]=00000000, and the weights connected to 
that output neuron are preset at 000000000, then essentially that neuron is disabled in the 
se~nse that all backpropagation values from that neuron will be zero. In the case mentioned, 
ou.tput neuron 4 (k=4) is disabled. If the user sets up the following for ,the INENABLE 
sii;nals, then the user would disable input neuron 2 since bit 2 is always 0. 
A similar approach can be applied to disable a hidden neuron with the HENABLEK signals. 
The enabling of an output node requires at least one bit of the corresponding 
]ENABLEK[7:0] signal be nonzero, and that ONS[2:0] be set such that the corresponding 
)node is among the possible activated nodes. The enabling of a hidden node requires that at 
least one bit of the lNENABLEJ[7:0] signal be nonzero, the HNS[2:O] be set such that the 
corresponding node is among the possible activated nodes, and that ires bit is a logic high in 
least one of the eight HENABLEK[7:0] signals. .Additionally, it is understood that an 
active hidden neuron is only usefbl if it is connected to an active output neuron. 
Disabling of all hidden neurons will prevent data flow from input to output. The 
technique to set up a two layer network is to make the hidden neuron transparent. The 
following description for the mentioned signals will set up a two 1aye:r network: 
BITS 
7654321 0 
INENABLEJO[7:0] = 0000000 1 
INENABLEJ 1 [7:0] = 000000 1 0 
TNENABLEJ2[7:0] = 000001 00 
INENABLEJ3 [7:O] = 0000 1000 
INENABLEJ4[7:0] ' = 000 10000 
MENABLEJ5[7:O] = 00 100000 
INENABLEJ6[7:0] = 0 1000000 
MENABLEJ7[7:0] = 10000000 
Additionally, set HNS[2:O] = 11 1, and use HENABLEK0[7:0] to HENABLEK7[7:0] to set 
the connectivity between the input layer and the output layer since the hidden layer is now 
transparent. The user additionally has the choice of having one or two update-able layers of 
weights when in the learning mode. If one layer ofweights are desired, a logic 0 should be 
connected to HWTUPDATE before NREADY is switched from a 11ogic low to a logic high. 
The HWTUPDATE is also identified as WTUPDATE in the schem.atics of Appendix B 
since it refers to the layer of weights between the input and lidden layers. Additionally, 
each weight in the first layer should be initialized to WI[8:0]=010000C100 ( = +I) .  If two 
layers of weights are desired, then HWJTPDATE should be tied to a logic high and preset 
all weights of both layers as normal. 
3.2 The Input Neuron 
There are a total of eight input neurons which can be enabled: the functional block 
diagram for one input neuron is shown as Figure ; 2. 
Each input neuron accepts one input value in nine-bit floating point form. The form 
of each input signal is 
UT[8:0]= 3 b c d g f 2 h 1 
where U[[8:0] = the input value for the Ith input neuron in 9-bit floating point form 
UI[S] = a, the sign bit of the input signal (0 = positive, 1 = negative) 
U[[7:4] = bcde, the base of the value with an understood decimd point 
between b and c 
UI[3] = f, the exponential sign bit of the input signal (0 = positive. 
1 = negative) 
Ul[?:O] = ghi, the exponential value 
In the format for LTI[S:O] given above the decimal equivalent is the following: 
Each bit a, b, c, d, e, f, g, h, i can take on a value of 1 or 0. The decimal equivalent stated 
above will be termed the 9-bit floating point form. 
REGISTER9 INVERT9 (two blocks) 
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Figure 3.2 The ifh Input Neuron's Functional Biock. Diagram 
M e r  the user places the input -.-due in the 9-bit floating point form on each of the 
input signals, the data is captured in the nine bit regster when the NREADY signal goes 
fiom a logic low to a logic high. The data in the register does not change unless the 
NREADY signal for the module is switched from a logic low to a logic high. This 
switching is required each time the user decides to load in a new set of data. Once the data 
is captured in the register, the activation value can be determined for the input neuron. This 
task is completed by the neuron sending the data to the input layer ROlM which stores the 
relationship between an input value and a nonlinear activation value. This activation 
filnction is labelled G( ) in the data flow equations of Section 3.1. The input value is the 
P.OM memory address, specified by Si[8:0], and the nonlinear activation value is the data 
stored in the addressed memory location. The activation data is received by the input 
neuron by the signal fromin[8:0] It is then stored in another nine bit data register. The 
signal FSTROBE is a control signal, generated by the master control logic circuit 
(:ONLOGIC-MASTR (see Appendix B for the circuit description), that determines when 
the activation data from the ROM should be stored in the input neuronl's 9-bit activation 
register. This data, also in 9-bit floating point form, is then buffered and acts as the output 
for the input neuron. The lower level circuit description for the circuit INVERT9 and 
REGISTER9 are shown in Appendix B. Each input neuron acts com~lletely independent of 
the other input neurons, basically in parallel, and always uses the same nonlinear hnction 
fbr each input neuron in the input layer to determine its activation value. Any of the input 
neurons can be easily disabled in one of two ways. The simplest method is independent of 
the activation fbnction chosen. This deactivation is performed by deselecting the chosen 
input neuron in each of the hidden neuron's input select circuits as stated in Section 3.1. 
'This overides the weighted activation value from the chosen input neuron and substitutes 
the value of a decimal zero in its place. The second method depends on the activation 
hnction. If the activation hnction is simply linear; i.e., f(x) = Kx, where K is an arbitrary 
constant, then setting the input value of the chosen input neuron to be disabled to decimal 
zero makes the activation value decimal zero. If the input layer activation function is the 
Iiigrnoidal hnction, then set the input value to be the largest negative value in magnitude; 
i.e., UI[8:O] = 11  11 101 11, this results in an output activation value for the input neuron to 
again be a decimal zero. 
The timing diagram for the input layer is shown in Figure 3 .3 .  The signals above the 
dashed line are input to the neuron. As can be seen from the timing diagram, once the 
AREADY signal is switched from a logic low to a logic high, the Si0[:8:0] to Si7[8:0] are 
immediately displayed. The FISTROBE[7:0] signals are generated by 
CONLOGIC-MASTR for each input neuron to relay an Si[8:0] to the ROM and receive a 
corresponding ai[S:O] value in return. The slight delay is due to the fact that the ROM chip 
set can determine a corresponding activating value for only one Si[8:0] value at any given 
time. This is the reason for the input neurons not operating completely in parallel. For 
complete parallel operation, ROM chip sets would be required for each neuron. To the 
overall timing relationship, the delay in outputting input layer activations are aimost 
un~oticeable. 

3.3 The Hidden Neuron 
The hdden neuron is designed to perfonn the following tasb: disconnecting a 
signal path from an input neuron to itself, capturing the activation val.ues that are sent from 
the inpur neurons, initiating and storing the synaptic weights between the input neuron and 
hidden neuron for the jth hdden neuron computing the weighted sum sending the 
weighted sum to the user specified activation function stored in ROhL, capturins the 
activation value from the user specified activation function, buffering the activation value 
which is to be sent to each output neuron, accepting a signal to disable the particular hidden 
neuron, outputting the activation value to the output layer, accepting backpropagation data 
to perform a weight update on the synaptic weights, accepting a sicgal to specify learn 
mode, and calculating a new weight based on the generalized delta n ~ l e  if the module is in 
the learning mode and WTUPDATE = I .  
A hnctional block diagram for a hidden neuron described above is shown in Figure 
1 3.4. 
There are a total of eight hidden neurons in the AhTN Module. A~ain ,  any of the 
hidden neurons can be disabled by using the techniques described in Section 3.1 .When a 
hdden neuron is deactivated, the activation value will be overridden to be a decimal zero. 
Recall from Section 3.1 that the HNS[2:0] signal is a user input to the ANN 
Module. This input signal is converted to an 5-bit signal through a subcircuit called 
NODE - SELECT in the CONLOGIC-MASTR control circuit. Each bit corresponds to a 
particular hidden neuron in the ANN Module and selects the hidden neurons for possible 
activation. The hidden neuron signal that connects to this selection circuit is called 
HNSELECT. .The hierarchical symbol and schematic for N - HIDDEN are shown in 
Appendix B. 

One of the hnctions of the hidden neuron is to determine a weighted sum of 
activation values from the input layer and perform a transformation of the weighted sum to 
generate the hidden neuron's activation value. Once backpropagated i:nformation is received 
fi-om the output layer, the hidden neuron is tasked, if the module is in f.he learning mode, to 
u.pdate its interconnection weights between :he input layer and the hidden layer. In order to 
a.ccomplish these functions, the hidden neuron requires a data regisrer to store the input 
l,ayerls activation values and a register to store the interconnection weishts. Both the input 
layer's activation values and the interconnection weights are in the %it floating point form. 
The interconnection weights are to be initialized by the user before any learning takes place. 
,411 interconnection weights for the entire ANN Module must be initialized at the same time. 
:Each of the synaptic weight regsters have signals to connect to the initialized values. Once 
all weights are set, the user simply switches the NWTINIT signal from a logic 0 to a logic 1 
which causes all preset synaptic weights to be loaded into the entire ANN Module. The 
user should not modlfy the N W T N T  signal again unless wishing to reinitialize with new 
synaptic weights. This above step is nex-t in setting up the ANN Module after connecting all 
biasing signals and clocking signals and before inputting signals to the input layer. 
Once all input neurons have completed processing the data, the hidden layer is 
rezdy to perform its functions. Fisure 3.5 shows the timing relationship for the hidden 
layer. The ANN Module's master control circuit provides a signal to the hidden layer telling 
it to latch the activation data from the input neurons. The control signal that performs this 
task is labelled NCLRCNT in the hidden neuron. This signal is generated in the 
CONLOGIC - MASTR control circuit. When this signal goes from a logic 0 to a logic 1, 
the input layer's activation values are simultaneously latched into each of the hidden 
neuron's input register. Once data is stored, the hidden neuron's control circuitry takes over 
and controls the actions of the individual neuron. This control circuit is called 
CONLOGIC2. See Appendix B for an in-depth schematic diagram. 

The next step is for the hidden neuron to Zenerate a weighted sum. This value, in 
9-bit floating point form, is Sj[8:0]. This weighted sum calculation is performed in the 
following manner: First, the control lo& circuit, CONLOGIC2, signa.1~ the accumulator, 
PiCCUM1, to clear out any previous calculations. Second, COh20G:[C2 signals the input 
register multiplexer and the synaptic weight register multiplexer to pass the activation value 
from input neuron 0 and corresponding weight to the multiplier, MULTIPLIERI. This 
rnultiplier accepts two 9-bit floating point values and outputs the result in 14-bit floating 
point form. In this calculation, there are no approximations made. The 14-bit floating point 
iorm has four distinct signals, SB, P[7:0], ESB, and EXP[3:0]. The decimal representation 
of this value is 
.where SB = the sign bit of the decimal equivalent (0 = positive, 1 = negative) 
P[7:0] = the base of the decimal value with an understood decimal point 
between bit 6 and bit 5 of the 8-bit value P[7:0] 
ESB = the exponential sign bit of the decmial equivalent (0 = positive, 1 = 
negative) 
EXP[3:0] = the exponent of the decimal equivalent 
After this multiplication is performed, the 14 bit result is passed to the accumulator and 
translated to fixed point binary. This value is added to the previous result, which in this 
case the previous result would be zero. After this calculation is completed the control logic 
circuit requests the next pair of activation value, and the corresponding synaptic weight to 
be sent to the multiplier. These values are multiplied and translated to fixed point binary in 
the accumulator. The resulting value is added to any previous value stored in the 
accumulator. After all eight pairs of activation values and synaptic weights have been sent 
to the multiplier and accumulator, the result is then transformed back to 9-bit floating point 
form within the accumulator using a circuit called ES-CRUNCH (See Appendix B for a 
circuit description). The result is equal to the weighted sum, 
7 
Sj[8: 0] = 1 [a. wji] 
i=O 
After this computation is performed, the weighted sum is sent to the user specified 
activation function This function is preprograrnmed into a pair of read only memory 
(IIOM) chips which stores the activation hnction and its derivative (See Appendix C for a 
table showing the transformation from a weighted sum to the Sigmoid Function and 
Sigmoid Function Derivative). These functions are labelled f j (  ) and fj( ) in the equations of 
Section 3.1. 
The control of which hidden neuron sends weighted sums to the ROM is controlled 
by the ANN Module's master control circuit. Since all eight hidden neurons are operating in 
parallel, the control is left to a higher level of authority to prevent contention of the ROM 
chips. Once all eight hidden neurons receive their activation values and first derivative from 
the ROM chips, each hidden neuron is ready to output the value to the output neuron layer. 
The data from the ROM is stored in two 9-bit registers. The output neuron layer accepts 
these activation values from the hidden neuron, processes the information and responds to 
tlne hidden neurons with a backpropagated value in 9-bit floating point form. Each output 
neuron supplies the hidden neuron with a backpropagated value (there are eight such values 
altogether). This value is sent to the hidden neuron to update the synaptic weights stored in 
the hidden neuron. This updated weight value is only used if the Mi Module is in the 
learning mode and WTLPDATE = 1. Once the hidden neuron receives the eight 
tlackpropagated values from the output neurons, the data is stored in the hidden neuron's 
backpropagation register. The hidden neuron now begins to process the data by summing 
ell1 eight backpropagated values in an accumulator, ACCUM2. This accumulator works 
similarly to ACCUMI, but accepts 9-bit floating point form data, and outputs 9-bit floating 
7 
point form data. The output signal from ACCUM2 is C backprop,k as mentioned earlier 
k=O 
Once thls data is computed it is multiplied by the derivative of the activation value 
evaluated at the weighted sum. This multiplication is penbnned in the kircuit, 
I\&JLTpLIER. T h s  MULTIPLIER circuit accepts rwo 9-bit floatins point form values 
and ourputs the result as 2 9-bit fioating point form value. It is similar to MULTIPLIER1 in 
design wirh the main difference aein_e that it uses a circuir similar to RES-CRUNCH to 
squeeze ir back to 9-bit noration Obviously. there is some enor  by using t h s  9-bit 
i~otation. But, because of the floating point form: it is minimized. 
At this time, the control losic circuit besins to communicate with the input 
activation resister and synaptic weight resisrer muitiplexers ro place a pair of values on the 
data lines. A new we ia r  for wj-i=0 is computed and placed back in the synaptic weight 
resister. The control lo@c circuit then requests the second pair of data values to be placed 
on the data lines, and a new weight for wj,;=l is stored in the synaptic weight re5srer. This 
process continues until all eight weights are updated in the hdden neuron. Of course, all 
eioJlt hidden neurons are perfomins this procedure basically in parallel.. Once all synaptic 
weights are updated, the hdden neurons have completed all of the required tasks. Figure 
2 6 shows an actual simulation of a hidden neuron with HNSELECT = 1,  WTUPDATE = 
1, lNENABLE1[7:0] = 1 1 1 1 1 11 1 ,  t h s  hidden node is fully connected to each output node 
with all output nodes beins activated, and the neuron uses the sigmoid hnctjon de sc~bed  in 
Appendix C as a hnction of  the wei@ted sum. In t h s  figure all weights are initidzed at 
0 10000000 ( = -t 1) sli@tly beyond the Ops time shown by switching i\:WTMIT from a 
logic 0 to a logic 1 .   additional!^, the first NCLRCNT s i ~ a l  (the transition from 0 to 1) is 
not clearly identified since it is quite close to the vertical marker also a t  Ops. This signal is 
switched after NMTINLT is at a logic hgh. Tables 3.1, 2.2, 3.3, 3.4, and 3.5, verify the 
results of the simulations for each of the three iterations. 
. . . . -  . . . . . .  . . -  . .  - . . . . . . . . . . . . . . . . . . .  
..;i;;;lji!l - -. . . . . . . . .  i... .. - .... . . .  ..?!i!!li!!l .. . !!G!!!!lJ .... .I ...... -...--- . .- . i i i i * i i i c  . a h  ~ s . e ~ t + b  . . . . - . . . . . .  . . . . . -  ... .. ..... .... ...... ..... 
.. ... 1. ......... . . . . . . .  - - .  iiiii,iiil "' . . . . . . . . . . . . . . .  I@""',. '8 t.'.,.' -- -- - -. !!?!lt.!R : .: -..... . .... .... . .  . . ... ......... ......... ........ -- - - - - - 
- - .  ... . .  . - - - . .  .-.-................ .... .... . . . . . . .  - - - - - "!!!!!!I .'."'.'P' ..- c!t!!!!!d.:.-. : ...-.... . .. ... ...... - .  . 
. . .  .... . . . . . . . . .  . _ _ t t l r i t l l l l  -. tlCli4ll i l . .  I.: 1.1- I t l lk l t l i  el  I?. I I~~I  . . .  . .  ........ - . . . . .  - .. - .. - -. - -- 
!!!!!!! .;.--.;I;: - .... . . .-. .  - -....... -- . . - .- . - . -- - - . - . - - - !,fl :I.T, --- . 
iiiiliili ..... --.. I, 10 ~ I U I  . . . . .  . . . . . . . . . . . ' .  ". - - . . . . . . A  -.'i@iiiiil - "  ". . -  . .  .... I ..-.... 
. - .... - . . . . . . .  .I... ........ . !!!!!9!!1 ... l?!!!L!* a #  ~ * : @ ~ a I  . . . .. ............ ......_.......... .................... -. - - _-. 
. . . .  ........ .... . . . . .  . . . .  . -  ....... -t1!1!1!1tl J~t t l ! t l t l - -  ._ J ~ ~ P P I I I I  1 ~ @ 1 i l )  ............. . . . .  -.. - - ..... .......... ........ - . . . . .  
. . . . . . .  . . . .  .. . . . . . .  
,ii ,?,$& itl ; - 





b, h A4 
X X X  
o - -  
C 0 - 
9 9 -. 
e - C 
8 T 
II II I I  
I ! I ill 0 0 0X X X  
0 0 0  
9 9 9 - - -  
+ + -  
I1 I I  I I  
3 4 The Output Neuron 
The output neuron of the . M c i a l  Neural Nerwork is tasked wjtb determining the 
weishted - sum of activation values from the eight hldden neurons, storing the synaptic 
weights berween the hidden layer and the ourput laver for the kth output neuron. capturing 
the output activation vaiue from the user specified ROM based on the wei&ted sum, 
determining the compietiofi ofthe le~ining staze based on the minimization of e n o r  from 
the previous two learning pairs using the minimization of error factor THETA[S:O], storing 
tlae desired output for the kth outpu~ neuron. calculatii~g the delta for the kth output neuron, 
u.pdating the weights as long as the .A-!N Module is in the learning mode, backpropa_~ating 
vaiiies to the hidden layer in order for the hidden neurons to update the weights between the 
hidden and the input neurons. 
An output neuron's funcdond block diagram that performs the above mentioned 
tasks is shown in Figure 2.7. 

As mentioned earlier, the user determines the connectivity by placing a logic one to connect 
a h~dden neuron to an output neuron and a loge 0 on the output neuron's input select 
signals along with initiating correspond in^ synaptic weights as a decimal zero to disconnect 
a hidden neuron from an output neuron. All synaptic weights need to be initalized as 
disdussed previously. The learning rare LR[6:0] is a user specified signal arid needs to be 
set when inputting the training pair. Desired Outputs, Dk[8:0], needs to be specified for 
any learning phase. THETA[S :O], the minimization of error factor, needs to be specified 
before any learning phase is to begin. Once the hidden neurons have computed their 
activation values, the output neuron begins to perform its hnctions Figurr: 3.8 shows the 
output layer timing diagram and shows the main signals that affect the flow of data through 
the output neuron. 
The process begins by CONLOGIC-MASTR switching the output neuron's 
NCLRCNT from a logic low to a logic high CONLOGIC-MASTR will keep the 
NCLRCNT at a logic high for the duration of the output neuron's operation. The above 
mentioned tasks are completed by first computing the weighted sum. This calculation is 
performed by using the identical technique that was described by which the hidden neuron 
determined its weighted sum. The initiation of the weighted sum calculation requires the 
accumulator, ACCUMI, be cleared from any previous calculations by the neuron control 
signal setting NREGCLR to an active low and then switching the signal back to a logic high 
rder the first positive edge of the ACCUMCLK. The process begins with the neuron's 
control logic circuit, CONLOGIC, signaling the output neuron's input register multiplexer 
and synaptic weight register multiplexer to pass hidden neuron zero's activation value and 
corresponding weight to the multiplier. This multiplier, MULTIPLIERI, outputs the value 
in 14-bit floating point value of the activation value multiplied by the synaptic weight. The 
14-bit result is then sent to the accumulator which translates the floating point form to fixed 
point binary. 

This fmed point value is added to any previous result stored in the accumulator. After t h s  
calculation is completed, the control logic circuit sisnals the two multiplexers to pass the 
!;econd pair of activation values and synaptic weights. This process is continued until the 
inner product is computed between the activation value and synaptic weight for all eight 
iudden neuron connections. T h s  inner produc: is translated back to 9-bit floatins point 
form and is defined as Sk[S:O] on the h~erarchcal schematic. 
Whenever a hidden neuron is deactivated, the activation value for that panicuiar 
hdden neuron is equivalent to a decimal zero. This decimal zero is sent to each output 
neuron and has no net effect on the output value. It does not have any effect on the 
modfication of any synaptic weights either When a user decides to disconnect a hidden 
neuron to a particular output neuron, this is performed by deselecting the neuron in 
question within the output neuron's HENABLEK[7:O] circuirry. To make a disconnection 
of a particular hidden neuron, the user simply connects a losic 0 to the corresponding 
HENABLEK[7:0] signal and initiates the corresponding synaptic weight to a decimal zero. 
This will cause the corresponding hidden neuron's activation value to be ovemdden with  a 
decimal 0. With an activation value equal to a decimal zero, the weishned sum has no 
dependence on the disconnected or deactivated hidden neuron. Furthe:rmore, initiating the 
corresponding synaptic weight to a decimal zero and having the comet:tion berween the 
hdden neuron and the output neuron deactivated results in no backpropagation through the 
discomected path and prevents modification of the weight which is necesszuy to block 
backpropagasion. If the user decides to deactivate an output neuron, there are two methods 
in place to perform this task. One t e c h q u e  is discussed in Section 3.1. If the user wishes 
to disable output neuron 4,  then the user sets HENABLEK4[7:0] = OClOOOOOO and initiates 
all corresponding weishts to a decimal 0. Deactivation of at least one output neuron occurs 
when the ANN Module input signal ONS[2:0] is a value other than 1 1 1. Deactivated 
output neurons by this technique send no backpropagation information to the hidden neuron 
regardless of the initiated synaptic wei_ehts. In other words, the modification of wei&ts 
between the input neuron and hdden neuron is completely independent of the disabled 
output neuron or an output neuron that is disconnected from the hidden neuron. 
The output neuron's activation value is a function, fk( ) $  of the weighted sum. Once 
the weishted sum (inner product) of hidden neuron activztion values is computed, the 
output neuron addresses the output layer's activation ROM which stores the user specified 
activation function and firs; derivative of the user speclfied activation function in the 
memory. The pair of ROM chip sets respond with a corresponding pair of values that 2re 
captured by two 9-bit registers w i t h  the output neuron. The contol signals for this 
operation is generated by the A l l T  Module's master control circuit, CONLOGIC-MSTR. 
This control circuit signals the output neuron's on their f STROBE input signal by te!ling it 
when to strobe in the data from the ROlM chips Asain, as in the case for the hidden 
neurons, this is to prevent data contention to the input of the ROM chips. Once the data 
has been strobed into the 9-bit registers, the data is buffered and used as the output for the 
output neuron. This output activation value is also used to determine when a trainins 
session should be completed. The equation is based on the minimization of error. When 
the difference between the previous activation value and the present output activation value 
is less than the user specified THETA value, an output sisnal LSTOPK becomes a losic 1. 
When each output neuron's activation value is below the specified THETA value the ANN 
h40dule1s LSTOP signal becomes a logic high. T h s  can be the signal to the user to end the 
training session. 
Additionally, the output activation value is used to determine the output neuron's 
. . 
delta value, 6. As in the literature, 6 k  = ( D ~  - a) - f ;(St). q, where the leiiming rate, 
rl=LR[6:0] and O<q<l, is defined below: 
:If all of the seven bits are zero in LR[6:0], then 7'1 as a default. This 7-bit form is 
.translated to the 9-bit floating point notion in a circuit called LRAEJ3ECODERl. 
Within ths  circuit the q=l default is so designed. The learning rare, LF.[6:0], is an input to 
the ANN Module. The leaning rate and the THETA value are set before switchin_e the 
A h !  Module's hTREADY siznal from a logic 0 to a lozic 1 and are to be kept constant 
during the iteration. The calcularion or* delta is performed within the hierarchcal circuit 
called BACKP 1 .  This circuit's herarchical schematic and symbol are shown in Appendix B. 
- Once BACKPI is calculated, new weights can be determined. 1-01 the layer of 
weights between the hidden neurons and the output neurons, the new weight is determined 
by wnewt, = wo1dtl-t BACKP 1. a,, for j=O to 7 As stated earlier, backpropagated information 
is needed From the output neurons to update the weights between the input neuron and the 
hidden neuron. These backpropagated values are sent to each hidden neuron fiom the 
output neuron, BPHNJ[S:O]. The BPHNJ is computed as follows: 
BPm, = BACKP I - woidt,, for j=O to 7 
The computations of the new wei_eht, wnew, and backpropagated values,EPHN, are 
computed simultaneously for each activation value and synaptic weighi: pair by controlling 
the flow of data out of the input activation register and synaptic weizh.1 register. This is 
performed by CONLOGIC sending appropriate signals to the correspo'nding multiplexers 
and allowing activation and synaptic weight pairs to flow onto the data lines in turn. Once 
an activation value and weight pair are on the data line, two operation!; with these values 
occur simultaneously and are controlled by the CONLOGIC control circuit. One operation 
is that the activation value is multiplied by the BACKPI output and is added to the synaptic 
weight which is shown as the old weight. This forms a new weight, and is restored in the 
synapric wei$t register location. Simultaneously, the old weight is multipiied by the output 
of the BACKPI circuit and is stored in the backpropagation register whch holds all eight 9- 
bit values that backpropagate to each of the eight hidden neurons. After these two values 
are: stored in the corresponding Synaptic Weight Register and Backpropagation register, the 
control lo@ circuit requests the activation re@ster multiplexer and synapt:ic weight regster 
multiplexer to place the corresponding values relating to  hidden node 1 on the data bus. 
The above mentioned operations are performed on this data in order to generate a new 
wt:i_eht and the corresponding backpropa_~ation value. Thls process conticlues until all ei&t 
new weights and backpropagation values are determined. One design feature to reduce 
cclntrol circuitry is that the new weizht and backpropagation values are always computed 
regardless of whether the Ahrhi Module is in the learning mode or not. The difference is 
that if the AM\I Module is in the learning mode, the output neuron actually stores the 
computed values for the new weight and the backpropagation values into the correspondin_e 
registers. Otherwise, the computation is performed but not stored. In other words, the 
ne:uron always computes the data, but it will only srore the data if the ANN Module is in the 
learning mode (LENABLE=I). The seneration of the design with this technique greatly 
reduces the amount of control circuitry. 
CHAPTER 4 
P S m W  MPLEhfENTATIO~ 
- The implementation of the Parallel Stage Hierarchcai Neural Network learning 
algorjthm has been desi~ned into a circuit called L-NET. The hierarchical schematic and 
symbol for the implementation of the P S m -  is shown in Appendix 3 and is called L-NET 
As stated previously: a non-linear transform is performed on the input vector before 
it is captured by the hlodule as pan of the learning phase. These non-linear 
transforms are. supplied by the user through a set of ROM chips, just as the activation 
fu.nctions are supplied. Each NLT1, NLT2, and NLT3 will require a set of eight ROM chip 
sets configured 512x9 (29x9) since there are nine input bits associated with each element in 
the input vector. Since each input vector is of length eight, there are eigh~; such ROM chip 
sets associated with each hTLT. Refer to the non-linear hnctions stored in ROM as hTT1, 
KLT2, and NLT3 for the non-linear function preceding stase 0, 1, and 2, respectively. 
Figure 4.1 shows the hierarchical circuit comecrions for the learning phase oiPSHA1\1. As 
seen in the figure, L-NET, three ANN Modules, NLT1, NLT2, hLT3, q--ram, fj-rom, 
fjdorn, fj-rorn, flirom RAlvI are major components necessary for the learning phase. If 
the identical activation function is used for the input, hidden, and output layers, then only 
cae activation and activation derivative ROM are necessary (f-rorn and i-rorn) for all three 
AN-N Modules. The RAM block is made up of static random-access memory. The 
configuration of the random access memory is made up of two subblocks called 3A and B. 
Figure 4.1 PSHNN Hierarchical Schematic 
The:  ornanuation - of block ;A is configured with rhree identical subblocks to be used with 
each of the three ANN Modules. The organization of block A is 210x72. T h s  means thar 
the:re are 10 address lines with each of the 21° locations s t o ~ g  72 bits of information. The 
72 bits are the desired output used for the trainins of the module The number 72 is due to 
there being 8 outputs each requiring 9 bits of dara.. Due to the facr thar the memor). is 
org~anized with 10 address lines. there are a maximum of 21°=1024 total t r i ~ h l g  pairs to be 
used in training the modules. The inputs for each iteration associated with each of the 1024 
training pairs (or iterations) is stored in memory block B. It is orzanized as 210x1 5 1 .  T h s  
memory block is used to  store the input vector, PSHNN desired output and learning rate 
ust:d for the particular iteration for each of the training pairs. 
Usins the PSHNN algorithm as a guide? a 10 step procedure was senerated to 
de , s ig  the L-NET circuit. The procedure continues indefinitely until a signal called 
CONVERGE at the input of the L-NET circuit is at a lo$ high. Thls CO'M'ERGE signal 
can be based on the actual output approaching the desired output within ark error range. 
Triis signal is designed by the user and connected to the L-hiT's CONVERGE input port, 
and this will be used to halt the overall iterative process of PSHN!. Additionally, many 
steps in the procedure continue until the module's LSTOP sisnal is switche:d from a logic 0 
to a logic 1 .  Below are the 10 steps in the PSHBJT procedure: 
0. Set PSKN?C5TART at a logic 0. Initiate (preset) all module weights and 
Tl3ETA[8:0] and then switch NwtMIT from a lo_eic 0 to a logic I .  Determine the user 
choice of maximum number of iterations, n (no more than 1024), and set the user input 
N[9:O]=n-1 (in binary notation). Set TRSET to a logic 1 and hold for the duration of 
loading the trainins set. Se: the user input NE,XTPAm to a logic 0. Load the first training 
pi* on the input lines TRPAIR[lSO:O] (U0[8 :O]=TRPAIR[S :O], U 1 [S:O]==TRPAJR[17:9], 
U2[8:0]=TRPAIR[26: 181, ..., U7[8:O]=TRPAIR[71:63], D0[8:O]=TRPAIR[SO:72], 
Dl 1 [S:O]=TRPAIR[89:8 11, ..., D7[8:0]=TRPAIR[143: 1351, LR[6:0]=TR13AIR[1 50: 1441. 
Then switch the user inpur FiTEXTPAIR fYom a l o p  0 to a logic 1 to load the first training -
pair into memory block B (and A1 simultaneously). Switch the NEXTAIR back to a logic 
0 and load the next training pair on the input lines. When the entire trainins set is loaded 
into the memory block B and Al ,  switch TRSET from los~ic 1 to a lo_Pic 0. The PSHNN 
training process begins when the input sinal PSHXTSiART is switched from logic 0 to a 
Icsic 1. ,Memory Blocks A2 and A3 begn with 0 stored in all memory locations 
1. ModuIe I receives hTREADY signal from L-NET and loads in NLTI(MPUT 
VECTOR) fiom Memory Block B, Desired Output Vector from Memo?; Block Al, and 
I.R[6:0] from Memory Block B, lModule 1 begins adjusting weights for leach iteration until 
e,ither MODULE 1's LSTOP=I or the maximum number of iterations are: reached. 
2 .  L-NET generates control sisnals to record IMODULE 2's desired values for the 
entire traning set into Memory Block X. (MODULE 2's Desired Values =  module 2's 
Previous Desired Values + .Module 1's error values for each iteration) 
3. Module 2 receives NREADY signal fiom L-NET and loads in NLT2QNPUT 
' VECTOR) from Mernory Block B, Desired Output Vector from Mernory Block A2, and 
LR[6:O] from Memory Block B. Module 2 bezins adjustins wet_ehts for each iteration until 
either MODULE 2's LSTOP=I or the maximum number of iterations are reached. 
4 .  L-1VET Zenerates control sjgnals to  record MODlTLE ;'s desired values for the 
entire training set into Mernory Block -42. (MODULE ;'s Desired Values = Module 3's 
Previous Desired Values -+ Module 2's error values for each iteration) 
5 Module 3 receives NREADY signal from L-NET and loads in NLT3(WUT 
VECTOR) from Memory Block B, Desired Output Vector from Memc~ry Block A3, and 
LR[6:0] fiom Memory Block 3. Modu!~, 2 besins adjusting wei_ehts for each iteration until 
either MODULE 3's LSTOP=l or the maximum number of iterations are reached. 
6. L - NET senerates control signals to record MODULE 2's desired values for the 
entire training set into Memory Block A2. (MODULE 7's Desired values = Module 2's 
Previous Desired Values - Module 5's error values for each iteration) 
7.  1Moduie 2 receives NREADY signal from L-hXT and loads in NLT2(INPUT 
VXCTOR) from 1Memor-y Block B. Desired Ourput Vector from Memory Block A2, and 
LR(6:0] from Memory Block B. Module 2 be-ms adjusting weights for each iteration until 
either MODULE 2's LSTOP=I or the maximum number of iterations are reached. 
- 8. L-NET generates control signals to record MODULE 1's desired values for the 
entire training set into Memory Block A1 . (MODULE 1's Desired Values = Module 1's 
Previous Desired Values - Module 2's error values for each iteration) 
9. Go to step I .  
CHAPTER 5 
DIGITAL LMPLEMENTATIO3 OF HIERARCHICAL COIWONENTS 
5 .  Basic Theory of Binarlj Arithmetic 
In order to understand the digtal implementation of the Motiule, the basic 
concepts of addition, subtraction, and multiplication need to be reviewed. "The sum of two 
binary numbers is calculated by the same rules as in decimal, except that the digits of the 
sum in any significant position can be only 0 or 1. Any 'cany' obtained in a given significant 
pclsition is used by the pai- of digits one s igdcant  position higher."32 Some examples of 
un.si_ened binary addition are shown below: 
The examples shown above are the addition of two unsigned fixed point binary values. The 
top numbers in each case are referred to in mathematics as the augend. The second number 
is referred to as the addend. In the design of digital circuits, restrictions a.re always made on 
the word size of the input values. As shown in the second and third examples above a 
larger word size was generated by adding two binary fixed point values of equal or lesser 
word site. Let's assume that we are working with 21-bit numbers with 8.-bits to the left of 
the decimal place and 12 bits to the rizht of the decimal place. Below are: same examples 
with 0's placed in the open positions: 
- 
J2M. Moms Mano, Dieitai Desim (Englewood Cliffs: Prentice-Hall, Inc., 1954), p. 
6.  
In ths set of examples, only the second created an overflow. Ttus overflow is called 
zhe carr\: bit and has many useful propefiies. Some examples of its usage include indicating 
zr! o\~erflow, delemirung the sign of the value, or just simply acting as mother blr ir! the 
overall word. The 9-bit floating point form discussed earlier uses the most si-&cant bit as 
the sign bit. Calculations of positive and nezative numbers are consistently performed 
thro&hout the desip of the ANN Module. Tal;mg the dgerence of binary numbers is only 
sli@tly more complicated that computing the addition of two unsiped numbers. If 
computing M-S, the M is referred to as the minuend, and S is referred to as the subtrahend. 
Assume that bcth M and S are both n-bit positive fixed point values. To compute M-S the 
rules are to complement M and add the value to S. If an ovedow occurred, add 1 to the 
least significant bit (LSB) of the least significant n-bit result and call it a negative value. 
Thls concept is the commonly known end around cany. If no overflow occurred, then 
complement the result and claim it positive. This technique of subtraction is called one's 
complement subtraction. Here are some examples of two five-bit numbers 
1010.1 + 0101.0 
-00 10.0 +oo 10.0 
=0111 .o 
NO Can-y, simply invert 
(01 11.0)'+1000.1 
0010.0 + 1101.1 
-1010.1 '1010.1 
=11000.0 
Carry Bit, simply add 1 to LSB 
Result is - 1000.1 
For most of the data that is being processed in the ANN Module, there is no restriction of 
the sign of numbers; therefore, it is important that the design of any circuit thai incluaes 
addition be as generic as possible when dealing with the signs. In other words, no 
restrictions were made of the sign on the augend or the addend in con~puting the sum. 
Basically, when an addition was required, it might turn out to be a difference of two 
numbers. Assume that there are two signed numbers A and B, the magnitude of the result 
of these two numbers f d s  into two ca~egories I A  i I B (  or 11.41 - / B I I  The s i p  of the result 
can only be of two possibilities, positive or negative. The design used in adding two signed 
binary values was such that I fA and B are of the same s i p  than an addition is performed 
and the result calculated is the final result and the output s i p  is the sign of either A or B. K 
A. and B have different signs, then A is invened and added to  B. If this calculation produces 
an overflow, then a 1 is added to the LSB. If no overflow, then the calculated value is 
ir~vened. In order to detennine the sign, we must realize that the computation o i / / ~ i -  /B/! 
i5  performed. If A is indeed a positive value, then the sign of the result is simply equal to 
the overflow bit. If A is actually negative and B is actualiy positive, then the calculation of 
I J B ;  - J A ~ /  is needed to be performed Therefore, the signbit is equal to the overflow 
inverted. 
5.2 Design Theory for the Accumulator Circuits 
An example of the type of circuit design described above is the ACCLTM 1 cucuit 
(refer to the Appendix for h~erarchical schematic and symbol). The design of the 
accumulator, ACCUMI, is such that it accepts eight 14-bit floating point form values one at 
a. time, sums the data and outputs the result in 9-bit floating point form. 'The 14-bit floating 
point form vaiues are the outputs of MU-LTIPLER1 (refer to the Appendix for herarchcal 
scheniatic and symbol) in calculating the input activation value multiplied by its 
c;orresponding synaptic weight. 
In order to perform the accumulator task a 40-bit data register is designed into the 
ACCUMI circuit. The 40-bit size includes one sign bit regkter and an additional 39-bits to 
store the fixed point binary temporary sum that is to be added .to the incoming value. There 
iire no approximations made in the sum calculation that is being stored in the 40-bit register 
c:alled REGISTER40 (refer to Appendix B for hierarchical schematic and symbol). The 
approximations are made in the final transformation of data from fixed pcrint bmary to g-bit 
floating point form. The approximation is perfomed in the RES-CRUNCH (refer to the 
appendix for hierarchical schematic and symbol) circuit. When valid data is received &om 
the -WTTPLIERI circuit, the neuron's control logic circuit signals the multiplexer to 
capture ths data. The sign bit from the preceding stage is captured in a one bit data D-type 
data register. The remaining 1 ;-bits are expanded into fixed point binary form by capturinz 
the 8 base value bits P[7:0] in a circuit called SHIFTER-LR. Basically, ths circuit is a 36- 
bit leWri$t parallel load serial shlft register. Except for the S bits from :P[7:0], all other bits 
of the parallel load shift regster are initiated with a Iogjcal 0 Once all bits are loaded into 
the register. left or right shifting is performed on the data depending on the exponential sign 
bit. The number of shifts will depend on the exponential value. The shifting i s  performed in 
relationship to the number of clock pulses that are received from the PULSE-COUNT 
circuit. This PULSE - COUNT circuit converts the exponential value to a number of pulses 
that are sent to the SHIl=TER-LR circuit. Once shifting is complete, the resulting data is 
I 
added to the previous accumulated value throush the use of a signed binary fixed point hl l  
adder called FA39bit36 The previous accumulated data had been stored in the 
REGISTER40 circuit. Once the two values are added, the resultins data is restored in the 
I REGISTER40 circuit when told to do so by the neuron's control logic c.ircuitry. The 
neuron's control logic circuitry will signal the accumulator eight times to read in the data 
and perform an accumulation on the eight 14-bit values. 
Once all eight 1 4-bit values have been accumulated, the RES-CRUNCH circuit 
, 
automatically convens the 40-bit signed fixed point binary value to the 9-bit floatins point 
form and outputs the result as the weighted sum. The RES-CRUNCH circuit is tvked to 
make approximations If the data is too large in magnitude for the 9-bit floating point fonn, 
then the accumula!or wil output the corresponding sign bit followed by eight bits that 
represent the largest value in magnitude that the form can handle. The largest positive 
nurnber in 9-bit floating point form is 0 1  I I 1 0 1  11 .  The most nezarive number in 9-bit 
floating point form is 1 1 1 1 1 0 1  1 1. Lf a value srored in the REGISTER40 circuit is too 
small, positive or negative, for the 9-bit floating point form to handle, the resulting output 
will be 000000000. This is equivalent to a decimal zero. A sampie simulation of the 
AC:CUM'I circuit is shown in Figure 5 .  i .  Table 5 .  I veriiies the simulation resujts. 

Table 5 .  I Verification of ACCUMl Simuiarion 
/- - 1000001 1 1 xZi2' in reduced form it is 
/ In 9-bit floating point form, the value is 1 100001 1 1 
I 
vx)( ax) 
Two other circuits that are similar in desisn to the Accumulator, ACCUMl is the 
14CCUh42 and SU;2/IwtNEW (refer to Appendix B for hierarchical schen~atics and symbols). 
The only hnctional difference between the ACCUMl circuit and the ACCUM2 circuit is 
that the ACCUM2 circuit accepts 9-bit floating point form values. Both circuits outputs the 
I-esult in the 9-bit floating point form. Design difference within the ACCUM2 circuit reflect 
:he change in input bit size. The SUMwtNEW circuit uses simiiar design concepts to the 
ACCUMI circuit except that the circuit accepts a 9-bit floating point f o ~ m  value and a 14- 
bit floating point form value. The major difference is that there is no internal register to 
store, the resulting calculation. Basically this circuit just determines the sum and outputs the 
result in 9-bit floating point form. Figure 5.2 shows an actual simulation of the ACCUM2 
circuit, and Table 5.2 verifies the simulation results. 
SB P[7:0] ESB EXP[;:O] 1 4 - b c l  

Table 5.2 A C C W  Simulation Verification 
SB base[; :0] ESB E m [ 2 : 0 ]  9-bit form 
- 1  10101 1001x2-~  in reduced form it is - 1 . 1 0 1 ~ 2 ~ ~  
In 9-bit floatins point form, the value is l i 10 1001 0 r 
5,3 Design Concepts for the Multiplier Circuits 
"The most basic form of multipIication consists of forming the product of 
two positive binary numbers. This may be accomplished through the 
traditional techruque of successive additions and shifts in which each 
addition is conditional on the multiplier bits. "53 
The multiplication process is made up of two steps that include the evaluation of 
panial product and the accumulation of the shifted panial product "It should be noted that 
binary multiplication is equivalent to a lo@cal AXD operaiion. Thus, e-V-aluarion of patlizl 
products consists of the logical W i n g  of the multipiicand and the relevant multiplier bit. 
There are a number of techniques that may be used to perform rnultiplica~ion. In general, 
the choice is based upon factors such as speed, throughpur, numerical accuracy, and  are^."^; 
One form of multiplier is the parallel multiplier. 
53Neil Weste and Kamran Eshra_&an, Principles of CMOS VLSI Desien: A 
Svstems Perspective (Reading,, MA: Addison-Wesley, 1985), p. 339. - 
"A parallel multiplier is based on the observation that partial products in 
the multiplication process can be independently computed in parallel. For 
example, consider the unsigned binary integers X and Y: 
m-1 . n-1 
X =  E X . 2 '  and Y =  EY, .2J  
The producr is found by 
Thus Pk are the panial product terms called summands. There are rnn 
summands, which are produced in parallel by a set of mn AND gates. For 
4-bit numbers, the expression above may expanded as in Table 5 ' .3"55  
Table 5.2 Four-Bit Multiplier Partial Products 
x3 x 2  XI XO Multiplicand 
Y; Y-,  Y1 Yo Multipiiei 
X3Y; X?Y? X1Y3 XoY; 
I p i  Ph Ps PA P 3 P? P1 Po Product 1 
The basic parallel multiplier cell consists of a fuli adder and an IWB gate. The 
iU\TD is used to generate the partial product. The full implementation of Table 5.3 is 
designed into the MULT-4bit circuit (refer to Appendiv B for hierarchical schematic and 
symbol). 
Ln the implementarion of the ANN Module, there are requirements for the 
multiplication of two 9-bit floating point form values. Two circuits were designed to 
perform multipiication; one circuir is the iMULTPLER and the other circuit is the 
lMULTIPLERl circuit. Both circuits accept two 9-bit floating point form ,values, 
DATA1 [S:O] and DATA2[S:C!] The digerence between the two circuits are that the 
MbTLTLPLER circuit outpurs the result in 9-bit floating point form, and the MULTIPLERl 
circuit ourputs the result 14-bit fioaring point form. The decimal equivalent of both floating 
psint forms have been discussed in a previous section. The decimal equivalent of a 9-bit 
floating point value, D[8:0] is the following: 
The decimal equivalent of a 14-bit floatinp point vzlue havins a sign bit SB, a base value 
PI:7:0], an exponentiai sign bit ESB, and an exponential value EXP[3:0] is the following: 
The purpose of the 14-bit floating point form is that there are no approximations 
made in determjnin~ the output *om the iwo 9-bit floating point f o m  inputs. This is 
especially important in its main usage as the preceding stage to the accumulator ACCUivIl 
and its usaze in the calculation of a new synaptic wei~ht .  
The overall logical design of the MULTPLERl circuit has three independent 
se:ctions. One section is the for the determination of the signbit SB. It is simply equivalent 
to the Exclusive OR of the input sign bits; i.e., SB = DATAl[S] @ DATA:2[8]. The second 
section is the determination of the 8-bit base value from the.multiplication. of the two 4-bit 
base values; i.e., P[7: 01 = DATA1[7:4]. DATA2[7:4]. This irnplementatlon is performed 
by using the MLTLT-4bit as discussed above. One item to note is that in the 9-bit floating 
point form, there is an understood decimal point between bits 7 and 6. Due to the 
n~ultipiication of rwo 9-bit floating poini values, the understood decimal place of the 
base is between bits 6 and 5. Ths  needs to be taken into account when transforming the 
14-bit floating point form to iixed point binary notation in the accumulator. The rhird 
section is the determination of the resul~ing exponent and has two parts. One pan is the 
d,eter;nir;ation of the sign ofthe expone;,;. and the second part is the calculation of the 
e:sponential value. The calculation oirhe exponent is implemented through the use of a 
signed three-bit full adder as was discussed in the previous section ofthi!; chapter. The 
result-of the signed :hree bit full adoiton are a sign bir called ESB and four bits called 
fZXP[3:O] for the 14-bit floating point form. In the 9-bit floating point form, bit 3 
represents the sign of the exponent, and bits 2, 1, and 0 (MSB order) represent the 
exponential value. Figure 5.3 and Fizure 5.4 shows an actual simulation of the 
;bfLZTIPLIER and IL&TLTPLERl ciicuit, respectively. Table 5.4 and Table 5.5 shows 
.the verification of the simulation results for each iteration of the MULTIPLIER and 
MULTIPLIER1 circuits, respectively. 


Table 5.4 Verification of MULTIPLIER Simulation 
Table 5.5 Verificatjon of lMULTIPLER I Simulation 
- 1 . 1 0 1 ~ 2 ~ 2  
-1.010>;2-1 C 
1.001x2-~ 
i o .  1 10x2-3 I = -1.001x2'~ = 11001 1001 I 
- 1 .ooox2-2 I i = T I  010x2-1 = 010100001 I 
+1.010x2-1 I = +1.001x2-~ = 010010010 j 
-1.100~'O j = -1 .101~2-i  = 1 1  101 1001 j 
CHAPTER 6 
S W l A R Y ,  CO8CLUSIONS. .4\D FCTTURE DIRECTION 
. A fully digital three layered ANN can be hardware implemented  using oE-the-shelf 
pro_erammable integrated circuits This three layered ANN, also referred to as ShW, is 
based on the popular delta rule and backpropagation algorithm. Since the goal was to 
design ANN modules and not one complex A , .  the size was chosen arbitrarily as follows: 
S input nodes, 8 hjdden nodes, and S output nodes. The module is quite generic since 
many of its features can be adjusted by the user. The SNN has on-board learning, very 
precise exponential notation as the 110 data word, user choice of activation fbnction for 
each layer (linear or non-linear), user presettable initial weights, user determinztion of 
interconnection path between nodes of adjacent layers, user detennination of activation or 
deactivation of any node, output signal identifying minimization of output error, user choice 
of learning rate being variable or constant, user choice of network topology alteration of 
either a three layered network or two layered nemork with one or two layers of 
interconnection weights, and so on. The user can select any combination of input, hidden 
and output nodes to be activated during learning andlor recall sessions. The activation 
hnction is stored in Read Only Memory (ROIvl) and is alterable upon demand by the user. 
The validity of the delta rule and backpropa_eation algorithm had been proven by 
numerous researchers, but it was also pointed out that the ANN'S hidden node count, 
learning rate, inital weights, etc. are all application specific for quick 01- accurate 
convergence. AU of these parameters can be adjusted by a user of the SNN. Althou@ this 
S h i  is a h l ly  self functionins ANN individually, it was desiped to be the building block of 
the PSHNN. Studies have shown that the S W  with the features that have been desi,ped is 
a _good choice for the P S m .  
A PSHM'I theoretically can be made up of any number of these S W s ,  but a three- 
srace PSHh'N arc!itecture wzs chosen as a candidate for the hardware implemenration 
The PSHIU-, just as the Shi - :  is also fully digita!. Fizure 6.1  shows the three staze 
Figure 6.1 Three Stage PSHNN Architecture 
The superiority of the PSHNN versus other muliista_eed type networks has been already 
proven by O.K. Ersoy and D. Hons in their study of PSHNN. The purpose here was to 
- - 
560.K. Ersoy and D. Hong, "Parallel, Self Organizing, Hierarchical Neural Networks 
with Forward-Backward Training," p. 3 1. 
fc~ ib ly  realize the PSHNN in hardware such that once implemented with its hUy digital 
ml~dules the network can be adjusted in order to fully characterize its response or behavior 
to many different applications; i.e., it has to be generic enough to be adjusted by the user to 
f i i  tbe needs of a specific application 
Using Field Programiiable Gate Arrays 2nd simple memory devices, the PSHNN 
can be prototyped expediently and cheaply All the necessary circuit components are 
rtzidily purchaseable, and the entlre three-layered PSHNN would be comprised of several 
printed Circuit Boards populated by these devices It will require 179 ACTEL 1010 
F'PGAs to prototype one SIW, or 97 ACTEL 1020 FPGAs to prototype the same SNN. 
The costs of these alternatives are $3490.50 and $35 16.25, respectively. Each SNN will 
require two 5 12x9 bit ROM chip sets (29x9 bit) for the hidden and outp~rt layers and one 
.'i 12x9 ROM chip set for the input layer. Therefore, a total of five activation hnction ROM 
(;hip sets are required for the SNNs in the PSHNN network. Additionally, there are another 
:24 ROM chip sets necessary to generate the 3 NLT blocks. Each block contains 8 ROM 
!;hip sets configured 5 12x9. Since there are eight input lines for each module with each 
input Iine being 9 bits wide In order to store the Input Vector, Desired Output Vector, and 
learnins rate for each iteration in the tralning pair a total of 15 1 data bits are necessary for 
each iteration There are eight input signals each being 9 bits wide, eight output signals 
each being 9 bits wide, and the learning rate is 7 bits wide. Totally that is 72+72+7=15 1. A 
maximum limit of 1024 training pairs has been set for the training set. Therefore, one RAM 
block of 21°x15 1 bit is necessary to store the training set and respective learning rate for 
the iteration Additionally, three RAM blocks are necessary to temporarily store each 
module's desired output set to be used in the current step of the procedure. 
Several aspects of the digital PSHNN circuit should be kept under consideration. 
The digitally implemented PSHNN is not immune to the limiting factors that restrict all 
digital circuits First, the size of the digital circuit is paranteed to be physically larger than 
its analog counterpm. Thls aspect of digital desi_en is not as bad as it seezs because of its 
worthwhile tradeoffs For example, during the design process a large task can be broken up 
into small workable portions and not much regard is given to each block's compatibility with 
its r~eighboring blocks. In other words, loading problems can be easily corrected in digital 
d e s ~ y s  with no loss of data iiitegity whereas in analog designs the signal in~tegity is based 
on lsomponent characteristics (components age, operating temperature, and other 
environmental conditions). The digital signal is more reIiable and repeatable throughout its 
operating lifetime as compared to the analog counterpart. The cost of implementation of 
large circuits such as the PSHNN is much cheaper based on the digital design since no 
custom built integrated circuits need to be fabricated for the prototype. This is assuming 
that in the analog design identical characteristics of similar neurons need to behave 
identically. This will require matching of many components and will most likely require 
custom built integrated circuits in order to achieve this requirement under different ambient 
conditions. Some of the other tradeoffs that need to be mentioned regarding the digitally 
implemented PSHNN is the restricion of the number of nodes within each layer. An 
example of this limitation is that the accumulators' and registers' capacities are chosen 
during the design and can not be easliy altered. Due to the fact that when designing a 
di!,rital circuit one must predefine capacities of all hierarcical building  block^, features such 
as maximum number of training pairs, resolution of VO data word and upperllower Iimits of 
the U0 data word are also not easily modified. 
Each hierarchical building block of the SNN was thorou_ghly simulated on an 
HP9000 series 400 workstation. Unfortunately, the workstation was unatde to handle the 
entire module due to memory constraints. It takes approximately two hours to simulate a 
single hidden node or an output node. A more powefil computer would surely overcome 
the memory constraints of the workstation, but the hardware version of the PSHNN is the 
aim of this digital design. The hardware realization using FPGAs and supporting circuitry 
as described in t h ~ s  paper is currently being pursuei It is believed that this design allows 
viarl features ofthe PSHNN to be modified to a high degree, enabhg one ro more 
acciurately characterize it under a wide range of conditions. 
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